

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	, FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/043,863	01/10/2002	Chung-Liang Chang	TS01-603	8427	
28112 75	90 05/01/2003				
GEORGE O. SAILE & ASSOCIATES			EXAM	EXAMINER	
28 DAVIS AVI POUGHKEEPS			CHEN, K	IN CHAN	
			ART UNIT	PAPER NUMBER	
			1765		
			DATE MAILED: 05/01/200	3	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	10/043,863	CHANG ET AL.	
Office Action Summary	Examin r		
	Kin-Chan Chen	Art Unit	
The MAILING DATE of this communication a	 	/ith the correspondenc address	
Period for Reply		address	
A SHORTENED STATUTORY PERIOD FOR REP THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a re - If NO period for reply is specified above, the maximum statutory perior - Failure to reply within the set or extended period for reply will, by statu - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	I. I.136(a). In no event, however, may a sply within the statutory minimum of thi d will apply and will expire SIX (6) MOI tte cause the application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communicatio	on.
1) Responsive to communication(s) filed on	·		
2a)☐ This action is FINAL . 2b)⊠ T	his action is non-final.		
Since this application is in condition for allow closed in accordance with the practice unde Disposition of Claims	wance except for formal ma r <i>Ex parte Quayle</i> , 1935 C.	tters, prosecution as to the merits D. 11, 453 O.G. 213.	is
4) Claim(s) 1-37 is/are pending in the application	on.		
4a) Of the above claim(s) is/are withdra	awn from consideration.		
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1-37</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/o	or election requirement.		
9)☐ The specification is objected to by the Examine	er.		
10) The drawing(s) filed on is/are: a) acce	epted or b) objected to by t	he Examiner.	
Applicant may not request that any objection to the	ne drawing(s) be held in abeya	ance. See 37 CFR 1.85(a).	
11)☐ The proposed drawing correction filed on	_ is: a)□ approved b)□ d	isapproved by the Examiner.	
If approved, corrected drawings are required in re	eply to this Office action.		
12) ☐ The oath or declaration is objected to by the E	xaminer.		
Priority under 35 U.S.C. §§ 119 and 120			
13) Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C. {	§ 119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:			
1. Certified copies of the priority document	ts have been received.		
2. Certified copies of the priority document	ts have been received in A	pplication No	
 3. Copies of the certified copies of the prioapplication from the International But * See the attached detailed Office action for a list 	ıreau (PCT Rule 17.2(a)).		
14) ☐ Acknowledgment is made of a claim for domest	ic priority under 35 U.S.C.	§ 119(e) (to a provisional application	on).
a) ☐ The translation of the foreign language pro	ovisional application has be	en received.	,.
Attachment(s)	-		
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 2	5) Notice of Ir	nummary (PTO-413) Paper No(s) Informal Patent Application (PTO-152)	

Art Unit: 1765

DETAILED ACTION

Claim Objections

1. Claims 15 and 35 are objected to because of the following informalities:

In claims 15 and 35, the examiner suggests deleting "(CMP)" because it might have several meanings.

Appropriate correction is required.

Claim Rejections - 35 USC § 112

2. Claims 2 and 3 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claims 2 and 3, semiconductor material comprising photoresist (I-line or DUV) is vague and indefinite because photoresist is not semiconductor material.

Claim Rejections - 35 USC § 103

3. Claims 1-12, 17-32, and 37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Harada et al. (US 6,251,774; hereinafter "Harada").

Application/Control Number: 10/043,863

Art Unit: 1765

In a method of forming a dual damascene structure, Harada teaches providing a substrate with at least one point of electrical contact, a layer of IMD, at east one opening being aligned with the point of electrical contact; depositing a layer of first photoresist material over the surface of IMD, filling at least one opening created through the layer of IMD; removing the layer of first photoresist material form the surface of the layer of IMD, thereby removing the first photoresist from at least one opening created through the layer of IMD, creating at least one partial opening through the IMD; baking the substrate for a period of time by applying an elevated temperature in a gaseous environment and under pressure to the substrate (col. 6 and col. 7, lines 15-17). Harada teaches that a BARC may be deposited before depositing a layer of second photoresist over the surface of the layer of IMD. It is known in the art of semiconductor device fabrication that BARC is optionally applied under the photoresist to ensure that no light is reflected back from the chip surface into photoresist and to avoid exposure-disturbing. Therefore it can be omitted as instantly claimed invention. Without BARC, Harada teaches the method comprising depositing a layer of the second photoresist over the surface of the layer of IMD, thereby filling the at least one partial opening created through the layer of IMD and pattering and etching the layer of the second photoresist: creating an opening through the layer of the second photoresist that aligns with the at least one partial opening created through the layer of IMD, removing the layer of second photoresist from the at least one partial opening created through the layer of IMD.

As to dependent claims 2, 3, 20, and 23, Harada is not particular about the photoresist used in the process. Hence, it would have been obvious to one with ordinary

Application/Control Number: 10/043,863

Art Unit: 1765

skill in the art to use said photoresists because they are commonly used in the art of semiconductor device fabrication.

The above cited claims differ from the prior art by specifying well-known features (such as using hot plate or furnace for baking in claims 4, 5, 24, 25; applying wet etch for creating an opening in IMD in claims 17 and 37) to the art of semiconductor device fabrication. A person having ordinary skill in the art) would have found it obvious to modify Harada by adding any of same well-known features to same in order to provide their art recognized advantages and produce an expected result.

The above cited claims differ from the prior art by specifying various processing parameters (such as baking temperatures, pressure, and period of time in claims 6-8, 12, 26-28, and 32). However, they are commonly determined by routine experiment. The process of conducting routine optimizations so as to produce an expected result is obvious to one of ordinary skill in the art. Hence, it is the examiner's position that a person having ordinary skill in the art at the time of the claimed invention would have found it obvious to modify Harada by performing routine experiments to obtain optimal result.

4. Claims 13-16 and 33-36 are rejected under 35 U.S.C. 103(a) as being unpatentable over Harada et al. (US 6,251,774; hereinafter "Harada") as applied to claims 1-12, 17-32, and 37 above, and further in view of Chooi et al. (US 6,284,657; hereinafter "Chooi") or Chung et al. (US 6,017,817; hereinafter "Chung").

The discussion of modified Chooi from above is repeated here.

13

Art Unit: 1765

Harada teaches forming dual damascene structure, but does not detail the conventional damascene structure forming steps. Chooi or Chung is relied on only to show some conventional process steps such as depositing copper, filling the opening, removing the copper from the surface of the substrate using CMP. Because it is a conventional method to form dual damascene and because it is disclosed by Chooi or Chung, it would have been obvious to one with ordinary skill in the art to use same in the process of Harada in order to provide their art recognized advantages and produce an expected result.

Conclusion

- 5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Chang (US 5,643,407; col. 4, lines 45-48) teaches that baking semiconductor substrate may be performed in a nitrogen ambient at temperature about 250 °C to 350°C for between 20-40 minutes.
- 6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kin-Chan Chen whose telephone number is (703) 305-0222. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Benjamin Utech can be reached on (703) 308-3836. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9310 for regular communications and (703) 872-9311 for After Final communications.

Application/Control Number: 10/043,863

Art Unit: 1765

Page 6

Any inquiry of a general nature or relating to the status of this application or

proceeding should be directed to the receptionist whose telephone number is (703) 308-

2934.

K-C C

April 24, 2003

Patent Examiner Group Art Unit 1765